VU 501 Advance Computer Architecture – Solved Mid & Final Term Papers

We will provide VU 501 Advance Computer Architecture to prepare for virtual university exams. One of the most useful papers for students to practice and get more marks in final results.

We assume that in virtual university, if students are looking at the VU midterm solved MCQs and final term past papers then massmcqs.com is the right place for your taste.

VU 501 Advance Computer Architecture

VU 501 Advance Computer Architecture to Solved Mid & Final Term Exams Papers

Q. Which one of the following register(s) contains (s) the address of the place the CPU wants to work within the main memory and is/are directly connected to the RAM chips on the motherboard?

  • Instruction Register
  • Memory address register
  • Memory Buffer Register
  • Registers A and C
Memory Address register

Q. Which one of the following register(s) that is/are programmer invisible and is/are required to hold an operand or result value while the bus is busy transmitting some other value?

  • Instruction Register
  • Memory address register
  • Memory Buffer Register
  • Registers A and C
Register A and C

Q. Which one of the following registers stores a previously calculated value or a value loaded from the main memory?

  • Address Mask
  • Accumulator
  • Instruction Register
  • Program Counter
Accumulator

See Also:


Q. ———–is the ability of application software to operate on models of equipment newer than the model for which it was originally developed.
Select correct option:

  • Backward compatibility
  • Upward compatibility
  • Reverse engineering
  • Data migration
Upword compatibility

Q. The external interface of FALCON-A consists of a ________ data bus.

  • 8-bit
  • 16-bit
  • 24-bit
  • 32-bit
16-bit

Q. Motorola MC68000 is an example of ———microprocessor.

  • RISC
  • CISC
  • SRC
  • FALCON
CISC

Q. Which one of the following registers holds the instruction that is being executed?

Instruction Register

Q. In which one of the following techniques, the time a processor spends waiting for instructions to be fetched from memory is minimized?
Select correct option:

  • Perfecting
  • Pipelining
  • Superscalar operation
  • Speedup
Prefecting

Q. _________ control signal allows the contents of the Program Counter register to be written onto the internal processor bus.

  • INC4
  • LPC
  • PCout
  • LC
PC out

Q. Computer system performance is usually measured by the —————

  • Time to execute a program or program mix
  • Processor‟s utilization in solving the problems
  • The speed with which it executes programs
  • Instructions that can be carried out simultaneously
Time to execute a program or program mix

Q. ————– performs the data operations as commanded by the program instructions.

  • Control
  • Data path
  • Structural RTL
  • Timing
Data Path

Q. For any of the instructions that are a part of the instruction set of the SRC, there are cerain_________required;
which may be used to select the appropriate function for the ALU to be performed, to select the appropriate registers, or the appropriate memory location.

  • Register
  • Control signals
  • Memory
  • None of the given
Control Signal

Q. What is the instruction length of the FALCON-A processor?

  • 8-bits
  • 16-bits
  • 32-bits
  • 64-bits
16-bits

Q. Which one of the following is a bi-stable device, capable of storing one bit of information?

  • Decoder
  • Flip-Flop
  • Multiplexer
  • Diplexer
Flip-Flop

Q. Which field of the machine language instruction is the “type of operation” that is to be performed?

  • Op-code
  • CPU registers
  • Momory cells
  • I/O locations
Op-code

Q. Which operation is required to change the processor‟s state to a known, defined value.?

  • Change
  • Reset
  • Update
  • None of the given
Reset

Q. Which one of the following registers holds the address of the next instruction to be executed?

  • Instruction Register
  • Program Counter
  • Address Mask
  • Accumulator
Program Counter

Q. The external interface of FALCON-A consists of a ______address bus and ______a data bus..??

  • 8-bit. 8-bit
  • 16-bit. 16-bit
  • 16-bit. 24-bit
  • 16-bit. 32-bit
16-bit. 16-bit

Q. Which one of the following is the memory organization of EAGLE processor?

  • 16-bits
  • 32-bit
  • 64-bits
  • 8-bits
8 bits

Q. which type of instructions help in changing the flow of the program as and when required?

  • Arithmetic
  • Control
  • Data transfer
  • Floating point
Control

Q. The instruction ___________ will load the register R3 with the contenets of the m\emory location M [PC+56]..?

  • Add R3, 56
  • lar R3, 56
  • ldr R3, 56
  • str R3, 56
Idr R3,56

Q. Which instruction is used to store register to memory using relative address?

  • ld instruction
  • ldr instruction
  • lar instruction
  • str instruction
str instruction

Q. Which control signals enable the input to the PC for receiving a value that is currently on the internal processor bus.

  • INC4
  • LC
  • LPC
  • I
LPC

Q. What is the instruction length of the SRC processor.?

  • 8 bits
  • 16 bits
  • 32 bits
  • 64 bits
32bits

Q. Which one of the following is the memory organization of FALCON-E processor.?

  • 28 * 8 bits
  • 264 * 8 bits
  • 232 * 8 bits
  • 216 * 8 bits
232*8bits

Q. Please choose one..
The instruction —————will load the register R3 with the contents of the memory location M [PC+56]

  • Add R3, 56
  • lar R3, 56
  • ldr R3, 56
  • str R3, 56
Idr R3,56

Q. Please choose one
P: R3 ¬ R5
MAR ¬ IR
These two are instructions written using RTL .If these two operations is to occur simultaneously then which symbol will we use to separate them so that it becomes a correct statement with the condition that two operations occur simultaneously?

  • Arrow ¬
  • Colon :
  • Comma ,
  • Parentheses ()
Comma ,

Q. Prefetching can be considered a primitive form of————-

  • Self-execution
  • Multi-processing
  • Exception
  • Pipelining
Pipelining

Q. The processor must have a way of saving information about its state or context so that it can be restored upon return from the ————-

  • Exception
  • Stack
  • Function
  • Thread
Expection

Q. Which one of the following circuit design levels is called the gate level?

  • Mask Level
  • Circuit Level
  • Logic Design Level
  • None of the given
Logic level design

Q. Enable the input to the PC for receiving a value that is currently on the internal processor bus.

  • INC4
  • LPC
  • LC
  • Cout
LPC

lapse] 

Q. Which controller controls the sequence of the flow of microinstructions.

  • Microprogram
  • Multiplexer
  • ALU
  • None
Microprogram

Q. Which one of the following register holds the instruction that is being executed?

  • Address Mask
  • Accumulator
  • Instruction Register
  • Program Counter
Instruction Register

Q. _____________all memory systems are dumb, in that they respond to only two commands: read or write?

  • Logically
  • Virtually
  • Physically
  • None of These
Virtually

Q. The code size of 2-address instruction is

  • 5 bytes
  • 7 bytes
  • 3 bytes
  • 2 bytes
7 bytes

Q. The data movement instructions ___________ data within the machine and to or from input/output devices.

Store

Load

Move

None of Above

Move

Leave a Reply

Your email address will not be published. Required fields are marked *